



# Lakeroad: Hardware Compilation via Program Synthesis

Gus Smith, PhD Candidate @ UW (<https://justg.us>)


PNW PLSE, May 9th 2023




**Lakeroad can compile a hardware design to an FPGA given only the Verilog models of the FPGA's primitives.**


**Lakeroad can compile a hardware design to an FPGA given only the Verilog models of the FPGA's primitives.**






Lookup Tables  
(Programmable logic)



  
Lookup Tables  
(Programmable logic)

  
Carry Chains




Lookup Tables  
(Programmable logic)

Carry Chains

DSPs



FPGA “primitives”



**Lakeroad can compile a hardware design to an FPGA given only the Verilog models of the FPGA's primitives.**

Lakeroad can **compile a hardware design** to an FPGA given only the Verilog models of the FPGA's primitives.

Hardware compilation:  
the process of compiling

Hardware compilation:  
the process of compiling

high-level (behavioral) Verilog

# Hardware compilation: the process of compiling

## high-level (behavioral) Verilog

```
module mul16(input [15:0] a,  
            input [15:0] b,  
            output [15:0] out);  
    assign out = a * b;  
endmodule
```

# Hardware compilation: the process of compiling

high-level (behavioral) Verilog

```
module mul16(input [15:0] a,  
            input [15:0] b,  
            output [15:0] out);  
    assign out = a * b;  
endmodule
```

into



Hardware compilation:  
the process of compiling

low-level (structural) Verilog

high-level (behavioral) Verilog

```
module mul16(input [15:0] a,  
            input [15:0] b,  
            output [15:0] out);  
    assign out = a * b;  
endmodule
```

into





# Hardware compilation: the process of compiling

## high-level (behavioral) Verilog

```
module mul16(input [15:0] a,  
            input [15:0] b,  
            output [15:0] out);  
    assign out = a * b;  
endmodule
```

into



## low-level (structural) Verilog

```
module mul16  
    (a,  
     b,  
     out);  
    input [15:0] a;  
    input [15:0] b;  
    output [15:0] out;  
  
    wire \<const0> ;  
    wire \<const1> ;  
    wire GND_2;  
    wire VCC_2;  
    wire [15:0] a;  
    wire [15:0] b;  
    wire [15:0] out;  
  
    GND GND (.G(\<const0> ));  
    GND GND_1 (.G(GND_2));  
    VCC VCC (.P(\<const1> ));  
    VCC VCC_1 (.P(VCC_2));  
  
    (* METHODOLOGY_DRC_VIOS =  
       "{SYNTH-13 {cell *THIS*}}" *)  
    DSP48E2 #(  
        .ACASCREG(0),  
        .ALUMODEREG(0),  
        ...
```

# Hardware compilation: the process of compiling

## high-level (behavioral) Verilog

```
module mul16(input [15:0] a,  
            input [15:0] b,  
            output [15:0] out);  
    assign out = a * b;  
endmodule
```

Doesn't specify how  
multiplication is implemented

into



## low-level (structural) Verilog

```
module mul16  
    (a,  
     b,  
     out);  
    input [15:0] a;  
    input [15:0] b;  
    output [15:0] out;  
  
    wire \<const0> ;  
    wire \<const1> ;  
    wire GND_2;  
    wire VCC_2;  
    wire [15:0] a;  
    wire [15:0] b;  
    wire [15:0] out;  
  
    GND GND (.G(\<const0> ));  
    GND GND_1 (.G(GND_2));  
    VCC VCC (.P(\<const1> ));  
    VCC VCC_1 (.P(VCC_2));  
  
    (* METHODOLOGY_DRC_VIOS =  
       "{SYNTH-13 {cell *THIS*}}" *)  
    DSP48E2 #(  
        .ACASCREG(0),  
        .ALUMODEREG(0),  
        ...
```

# Hardware compilation: the process of compiling

## high-level (behavioral) Verilog

```
module mul16(input [15:0] a,  
            input [15:0] b,  
            output [15:0] out);  
    assign out = a * b;  
endmodule
```

Doesn't specify how  
multiplication is implemented

into



## low-level (structural) Verilog

```
module mul16  
    (a,  
    b,  
    out);  
    input [15:0] a;  
    input [15:0] b;  
    output [15:0] out;  
  
    wire \<const0> ;  
    wire \<const1> ;  
    wire GND_2;  
    wire VCC_2;  
    wire [15:0] a;  
    wire [15:0] b;  
    wire [15:0] out;  
  
    GND GND (.G(\<const0> ));  
    GND GND_1 (.G(GND_2));  
    VCC VCC (.P(\<const1> ));  
    VCC VCC_1 (.P(VCC_2));  
  
    (* METHODOLOGY_DRC_VIOS =  
       "{SYNTH-13 {cell *THIS*}}" *)  
    DSP48E2 #(  
        .ACASCREG(0),  
        .ALUMODEREG(0),  
        ...
```

Hardware-specific  
implementation of  
multiplication

Lakeroad can **compile a hardware design** to an FPGA given only the Verilog models of the FPGA's primitives.

**Currently, in hardware compilation...**

## **Currently, in hardware compilation...**

- ...automated tools only support simple primitives; otherwise, compilers use hand-written patterns

## **Currently, in hardware compilation...**

- ...automated tools only support simple primitives; otherwise, compilers use hand-written patterns
- ...pattern-driven compilation is potentially buggy

## **Currently, in hardware compilation...**

- ...automated tools only support simple primitives; otherwise, compilers use hand-written patterns
- ...pattern-driven compilation is potentially buggy
- ...patterns fail to capture all ways to use primitives





## Currently, in hardware compilation...




- ...automated tools only support simple primitives; otherwise, compilers use hand-written patterns
- ...pattern-driven compilation is potentially buggy
- ...patterns fail to capture all ways to use primitives

 Automation

## Currently, in hardware compilation...

- ...automated tools only support simple primitives; otherwise, compilers use hand-written patterns  Automation
- ...pattern-driven compilation is potentially buggy  Correctness
- ...patterns fail to capture all ways to use primitives

## Currently, in hardware compilation...

- ...automated tools only support simple primitives; otherwise, compilers use hand-written patterns  Automation
- ...pattern-driven compilation is potentially buggy  Correctness
- ...patterns fail to capture all ways to use primitives  Completeness

**In contrast, Lakeroad:**

## **In contrast, Lakeroad:**

- Supports new architectures in <100 lines of YAML


## **In contrast, Lakeroad:**

- Supports new architectures in <100 lines of YAML
- Provides strong correctness guarantees

## **In contrast, Lakeroad:**



- Supports new architectures in <100 lines of YAML
- Provides strong correctness guarantees
- Effectively uses *all* primitives, even specialized units, without hand-written pattern matching

## In contrast, Lakeroad:




- Supports new architectures in <100 lines of YAML  Automation
- Provides strong correctness guarantees
- Effectively uses *all* primitives, even specialized units, without hand-written pattern matching



## In contrast, Lakeroad:

- Supports new architectures in <100 lines of YAML  Automation
- Provides strong correctness guarantees  Correctness
- Effectively uses *all* primitives, even specialized units, without hand-written pattern matching

## In contrast, Lakeroad:

- Supports new architectures in <100 lines of YAML  Automation
- Provides strong correctness guarantees  Correctness
- Effectively uses *all* primitives, even specialized units, without hand-written pattern matching  Completeness

**Lakeroad can compile a hardware design to an FPGA given only the Verilog models of the FPGA's primitives.**

Using *program synthesis!*



$\exists$  Primitive, Config

$\exists \text{Primitive, Config. } \forall I.$

$\exists \text{Primitive, Config} . \forall I . [[\text{Primitive}(\text{Config})]](I)$



$\exists \text{Primitive, Config} . \forall I . [[\text{Primitive}(\text{Config})]](I) = [[\text{Module}]](I)$

$\exists \text{Primitive, Config} . \forall I . [[\text{Primitive}(\text{Config})]](I) = [[\text{Module}]](I)$

Phrase it as a constraint problem  
and query a solver (e.g. z3!)

$\exists \text{Primitive, Config} . \forall I . \boxed{[[\text{Primitive}(\text{Config})]](I)} = [[\text{Module}]](I)$

$\exists \text{Primitive, Config} . \forall I . [[\text{Primitive}(\text{Config})]](I) = [[\text{Module}]](I)$

Get the semantics directly from Verilog!





<b>FPGA</b>	<b>Primitive</b>	<b>SystemVerilog</b>
Xilinx Ultrascale+	LUT6	88
	CARRY8	23
	DSP48E2	1426
Lattice ECP5	LUT2	5
	LUT4	7
	CCU2C	60
	ALU24B	672
	MULT18X18D	985
SOFA	frac_lut4	69
Intel Cyclone	altnmult_accum	1460

**Lakeroad can compile a hardware design to an FPGA given only the Verilog models of the FPGA's primitives.**

**Thank You!**